Development and implementation of deep neural networks close to sensors for object reconstruction and identification

Christian Schmitt (Mainz)







Precision Physics, Fundamental Interactions and Structure of Matter



Bundesministerium für Bildung und Forschung

JGU

Aim of the project in Mainz

- Processing of detector data at extremely high rates
 - Not possible to store data due to its size
 - Usage of GPUs not possible due to their too high latency
 - Data has to be processed and filtered locally, maybe directly at the corresponding sensors
- Solution: deep neural networks as replacement for iterative algorithms, that can be efficiently evaluated on FPGAs
- Test environment: ATLAS L1 Trigger (40 MHz rate)
- N.B: Complexity of actual networks used in ATLAS start at a few 10³ multiplications

(DNN to tag W-Bosons / Top-Quarks, ATL-PHYS-PUB-2017-004)

FPGAs ("Field Programmable Gate Array")

• Programmable look-up tables (LUT, 1.2M)

Xilinx US+ XCVU9P-2

- Combinational logic
- Registers (FF, 2.4M)
 - Bit storage
- Programmable routing
 - LUT/register wiring
- Specialized units
 - DSPs (6840 'simple ALUs', MULT w / subsequent ADD)
 - Block memory (~10MB)



Image: https://medium.com/@ckyrkou/what-are-fpgas-c9121ac2a7ae

- • •
- Lots of IO, computation; predictable, ns-scale latencies

Maximum Network MACs assuming LHC Data Rate of 40MHz



IGU

- Exploit: every neuron requires every input
 - Implement neuron processing in DSP pipelines
 - Inputs completely reusable
 - Only weight loading/fetching/multiplexing
 - Simple design with easy parallelisation



- Exploit: every neuron requires every input
 - Implement neuron processing in DSP pipelines
 - Inputs completely reusable
 - Only weight loading/fetching/multiplexing
 - Simple design with easy parallelisation



- Exploit: every neuron requires every input
 - Implement neuron processing in DSP pipelines
 - Inputs completely reusable
 - Only weight loading/fetching/multiplexing
 - Simple design with easy parallelisation



- Exploit: every neuron requires every input
 - Implement neuron processing in DSP pipelines
 - Inputs completely reusable
 - Only weight loading/fetching/multiplexing
 - Simple design with easy parallelisation



Implementation on the FPGA

 Use multiple but shorter pipelines with additional adder in parallel ("neuron unit") to reduce latency



IGU

2D Convolution Layer

- 2D convolution way more difficult to implement
 - Naive implementation would need large amount of resources
 for multiplexing of inputs/weights
- Optimised approach
 - Use "slices" (channel x width) and "rows" (fixed height and channel) as basic quantities
 - "Row units" yield good compromise of computational efficiency and input/weight reuse



Firmware implementation



JGU

Implementation results: resource usage

Xilinx US+ XCVU9P-2 (6840 DSPs, 2.4M FF, 1.2M LUT)

Main limitation is number of DSPs

Dense:



Dense layer FFs per DSP (Normalized, N = 162) LUTs per DSP (Normalized, N = 162) average: 8.3 average: 1.7 1.0 1.0 1.2 0.20 0.8 0.8 500 500 1.0 1000 1000 0.15 Cumulative 6.0 Cumulative 5000 5000 Density 9.0 Density 0.10 10000 10000 20000 20000 0.4 0.2 0.2 0.2 0.0 0.0 0.0 15 20 2.5 1.0 1.5 2.0 3.0 3.5 LUTs per DSP FFs per DSP 2D conv layer LUTs per DSP (Normalized, N = 278) FFs per DSP (Normalized, N = 278) average: 33.6 average: 20.9 - 1.0 1.00.06 1000 1000 0.8 5000 0.8 0.05 5000 10000 10000 0.6 Cumulative Cumulative 20000 Density 0.03 20000 50000 50000 100000 100000 0.02 0.2 0.2 0.01

0.0

80

0.00

JOHANNES GUTENBERG **UNIVERSITÄT** MAINZ

LUTs per DSP

40

20

0.0

60

20

40

FFs per DSP

60

0.00

Implementation results: operating frequency

- Maximum layer frequency depends on resource usage (signal propagation, routing complexity, ...)
 - Dense and pooling layers are less complex -> higher frequency
- Can run at >=400 MHz even for layers with 10k operations



Network creation toolkit

- Python based toolkit for **automated network creation**
- Starting point: trained Keras network
 - Supported layers: Dense, 2D-Conv, Maxpool
 - Activation: relu (best for FPGA)
- Additional design parameters can be specified:
 - Precision (integer and fractional bits)
 - Pipelining and routing behaviour
- Output:
 - VHDL code of the corresponding network

Network creation toolkit: example usage

```
In [ ]: # assume all modules already imported
        model=load model(keras model)
        #define extra parameters for the layers
        lrExtraData = []
        for l in model.layers:
            lrExtraData.append((cycles, parallelization, precBitsV,
                                precBitsW, precBitsV, truncMode Dense, kwargs))
        # Creating the network object
        network = Network(name net, model, name din, name dout, name pkg, lrExtraData,
                          input scheme, name sim, verb = False)
        # Show network delay information
        print("latencies:", network.computeNetDelay(verb = False))
        ## Creating the network top VHDL code
        code net top = network.createNetTopCode()
        writeFile(code net top, file net top)
        # Creating the network package VHDL code
        code net pkg = network.createNetPkgCode()
        writeFile(code net pkg, file net pkg)
        # Creating the network sim VHDL code
        code net sim = network.createNetSimCode(iniFiles,
                                                file stim, file res
        writeFile(code net sim, file net sim)
        # Creating the init files
        # (control and weight data for Conv and Dense layers)
        network.createSimFiles(iniFiles)
```

Results: timing closure

Relative Timing Closure Depending on Network Multiplication Count



 Successful network implementations up to 15k multiplications for a data frequency of 40 MHz (e.g. LHC)

Results: overall latency



- Latency depends on achievable frequency
- Full network output can be available in ~100ns

 $C = \frac{f_{FPGA}}{f_{Data}}$

IGU

Summary & Outlook

- Full networks consisting of 2D-Conv, Maxpooling and Dense layers implemented on FPGAs
 - Can cope with LHC data frequencies of 40 MHz, full network latencies of O(100ns)
 - **Easy to use** python based **toolkit** for automatic creation of VHDL code from trained Keras model
 - Publication: <u>2019 JINST14 P09014</u>
- Next steps:
 - Implement first physics example network using this toolkit that would fit within ATLAS Run-3 hardware
 - Extend toolkit to support more layer types and further optimisations on layer implementations

Example network architectures

Architecture (see text)	MACs	$T_{\rm P}$	WNS	latency	$N_{\rm LUT}$	$N_{ m FF}$
(layer information)	(DSP eff.)	(ns)	(ns)	(cycles)	N _{DSP}	N _{BRAM}
Arc _{A1} ($C = 16$) (input (7 × 7))	334	1.562	-	56	1793	3571
$(2 \times 2 \times 1) \cdot (2 \times 2) \cdot 10$	(0.485)				43	10.5
$\operatorname{Arc}_{A2}(C = 14)$	1089	1.786		60	5060	9706
$(2 \times 2 \times 1) \cdot (2 \times 2) \cdot 7$	(0.630)				108	17
$\operatorname{Arc}_{A3}(C = 14) (\operatorname{input}(7 \times 7))$	1024	1.786		57	3051	5654
$(2 \times 2 \times 3) - (2 \times 2) - 16)$	(0.620)				118	19
$\operatorname{Arc}_{A4}(C = 13)$	3188	1.923		63	8689	16219
$(2 \times 2 \times 2) - (2 \times 2) - 17)$	(0.774)				317	54.5
$\operatorname{Arc}_{A5}(C = 13)$	7854	1.923		68	15567	28450
$(2 \times 2 \times 4) \cdot (2 \times 2) \cdot 25$	(0.967)				625	93.5
$\operatorname{Arc}_{A6}(C = 11)$	12884	2.273		68	20962	34711
$(3 \times 3 \times 4) \cdot (2 \times 2) \cdot 50$	(0.894)				1310	166
$\operatorname{Arc}_{B1}(C = 12)$	8858	2.083		76	18587	32886
$(2 \times 2 \times 4) \cdot (2 \times 2) \cdot (2 \times 2 \times 4) \cdot 25$	(0.812)				909	99.5
$\operatorname{Arc}_{B1}(C = 16)$	8858	2.083		87	17205	32760
$(2 \times 2 \times 4) \cdot (2 \times 2) \cdot (2 \times 2 \times 4) \cdot 25$	(0.812)				713	71.5
$\operatorname{Arc}_{B3}(C = 11)$	11362	2.273		79	28383	47140
$(2 \times 2 \times 6) \cdot (2 \times 2) \cdot (2 \times 2 \times 4) \cdot 25$	(0.792)				1305	102.5
$Arc_{B2} (C = 10)$	15610	2.500	-0.134	84	40998	69333
$(3 \times 3 \times 6) \cdot (2 \times 2) \cdot (3 \times 3 \times 6) \cdot 25$	(0.855)				1825	68
$\operatorname{Arc}_{B3}(C = 16)$	11362	1.562	-0.014	93	26006	45065
$(2 \times 2 \times 6) - (2 \times 2) - (2 \times 2 \times 4) - 25$	(0.825)				861	71.5