



# Development and implementation of deep neural networks close to sensors for object reconstruction and identification

Christian Schmitt (Mainz)



# Aim of the project in Mainz

- **Processing of detector data at extremely high rates**
  - Not possible to store data due to its size
  - Usage of GPUs not possible due to their too high latency
  - Data has to be processed and filtered locally, maybe directly at the corresponding sensors
- **Solution: deep neural networks** as replacement for iterative algorithms, that can be efficiently evaluated on **FPGAs**
- **Test environment: ATLAS L1 Trigger** (40 MHz rate)
- N.B: Complexity of actual networks used in ATLAS start at a few  $10^3$  multiplications  
(DNN to tag W-Bosons / Top-Quarks, ATL-PHYS-PUB-2017-004)

# FPGAs (“Field Programmable Gate Array”)

Xilinx US+ XCVU9P-2

- Programmable look-up tables (LUT, 1.2M)
  - Combinational logic
- Registers (FF, 2.4M)
  - Bit storage
- Programmable routing
  - LUT/register wiring
- Specialized units
  - DSPs (6840 ‘simple ALUs’, MULT w/ subsequent ADD)
  - Block memory (~10MB)
  - ...
- Lots of IO, computation; **predictable, ns-scale latencies**





Image: <https://medium.com/@ckyrkou/what-are-fpgas-c9121ac2a7ae>




# Maximum Network MACs assuming LHC Data Rate of 40MHz




# Fully connected layer design

- Exploit: every neuron requires every input
- Implement neuron processing in **DSP pipelines**
  - Inputs completely reusable
  - Only weight loading / fetching / multiplexing
  - **Simple design with easy parallelisation**




# Fully connected layer design

- Exploit: every neuron requires every input
- Implement neuron processing in **DSP pipelines**
  - Inputs completely reusable
  - Only weight loading / fetching / multiplexing
  - **Simple design with easy parallelisation**




# Fully connected layer design

- Exploit: every neuron requires every input
- Implement neuron processing in **DSP pipelines**
  - Inputs completely reusable
  - Only weight loading / fetching / multiplexing
  - **Simple design with easy parallelisation**



# Fully connected layer design


- Exploit: every neuron requires every input
- Implement neuron processing in **DSP pipelines**
  - Inputs completely reusable
  - Only weight loading / fetching / multiplexing
  - **Simple design with easy parallelisation**







# Implementation on the FPGA

- Use **multiple but shorter pipelines** with additional adder in parallel (“neuron unit”) to reduce latency




# 2D Convolution Layer

- 2D convolution way more difficult to implement
- Naive implementation would need large amount of resources for multiplexing of inputs / weights
- Optimised approach
  - Use “slices” (channel x width) and “rows” (fixed height and channel) as basic quantities
  - “Row units” yield good compromise of computational efficiency and input/weight reuse




# Firmware implementation

All cases:



Regular case:



# Implementation results: resource usage

**Xilinx US+ XCVU9P-2**  
**(6840 DSPs, 2.4M FF, 1.2M LUT)**

- **Main limitation is number of DSPs**


- **Dense:**

$$N_{\text{DSP}} \approx N_I \cdot N_N \cdot \frac{f_{\text{Data}}}{f_{\text{FPGA}}}$$


**Conv:**

$$N_{\text{DSP}} \approx V_{\text{out}} \cdot A_{\text{kernel}} \cdot N_{\text{chan,inp}} \cdot \frac{f_{\text{Data}}}{f_{\text{FPGA}}}$$

## Dense layer




## 2D conv layer



# Implementation results: operating frequency

- Maximum layer frequency depends on resource usage (signal propagation, routing complexity, ...)
  - Dense and pooling layers are less complex -> higher frequency
- Can run at  $\geq 400$  MHz even for layers with 10k operations





# Network creation toolkit

- Python based toolkit for **automated network creation**
- **Starting point: trained Keras network**
  - Supported layers: Dense, 2D-Conv, Maxpool
  - Activation: relu (best for FPGA)
- Additional design parameters can be specified:
  - Precision (integer and fractional bits)
  - Pipelining and routing behaviour
- **Output:**
  - **VHDL code of the corresponding network**

# Network creation toolkit: example usage

```
In [ ]: # assume all modules already imported
model=load_model(keras_model)

#define extra parameters for the layers
lrExtraData = []
for l in model.layers:
    lrExtraData.append((cycles, parallelization, precBitsV,
                        precBitsW, precBitsV, truncMode_Dense, kwargs))

# Creating the network object
network = Network(name_net, model, name_din, name_dout, name_pkg, lrExtraData,
                 input_scheme, name_sim, verb = False)

# Show network delay information
print("latencies:", network.computeNetDelay(verb = False))

## Creating the network top VHDL code
code_net_top = network.createNetTopCode()
writeFile(code_net_top, file_net_top)


# Creating the network package VHDL code
code_net_pkg = network.createNetPkgCode()
writeFile(code_net_pkg, file_net_pkg)

# Creating the network sim VHDL code
code_net_sim = network.createNetSimCode(iniFiles,
                                       file_stim, file_res
                                       )
writeFile(code_net_sim, file_net_sim)

# Creating the init files
# (control and weight data for Conv and Dense layers)
network.createSimFiles(iniFiles)
```



# Results: timing closure

Relative Timing Closure Depending on Network Multiplication Count



- **Successful network implementations up to 15k multiplications for a data frequency of 40 MHz (e.g. LHC)**

# Results: overall latency



- Latency depends on achievable frequency
- Full network output can be available in ~100ns

$$C = \frac{f_{FPGA}}{f_{Data}}$$

# Summary & Outlook

- **Full networks consisting of 2D-Conv, Maxpooling and Dense layers implemented on FPGAs**
  - Can cope with LHC data frequencies of 40 MHz, full network latencies of  $O(100\text{ns})$
  - **Easy to use python based toolkit** for automatic creation of VHDL code from trained Keras model
  - **Publication: 2019 JINST14 P09014**
- Next steps:
  - Implement first physics example network using this toolkit that would fit within ATLAS Run-3 hardware
  - Extend toolkit to support more layer types and further optimisations on layer implementations



# Example network architectures

Architecture (see text) (layer information)	MACs (DSP eff.)	$T_P$ (ns)	WNS (ns)	latency (cycles)	$N_{LUT}$ $N_{DSP}$	$N_{FF}$ $N_{BRAM}$
Arc <sub>A1</sub> ( $C = 16$ ) (input $(7 \times 7)$ ) ( $2 \times 2 \times 1$ )-( $2 \times 2$ )-10	334 (0.485)	1.562	-	56	1793 43	3571 10.5
Arc <sub>A2</sub> ( $C = 14$ ) ( $2 \times 2 \times 1$ )-( $2 \times 2$ )-7	1089 (0.630)	1.786	-	60	5060 108	9706 17
Arc <sub>A3</sub> ( $C = 14$ ) (input $(7 \times 7)$ ) ( $2 \times 2 \times 3$ )-( $2 \times 2$ )-16	1024 (0.620)	1.786	-	57	3051 118	5654 19
Arc <sub>A4</sub> ( $C = 13$ ) ( $2 \times 2 \times 2$ )-( $2 \times 2$ )-17	3188 (0.774)	1.923	-	63	8689 317	16219 54.5
Arc <sub>A5</sub> ( $C = 13$ ) ( $2 \times 2 \times 4$ )-( $2 \times 2$ )-25	7854 (0.967)	1.923	-	68	15567 625	28450 93.5
Arc <sub>A6</sub> ( $C = 11$ ) ( $3 \times 3 \times 4$ )-( $2 \times 2$ )-50	12884 (0.894)	2.273	-	68	20962 1310	34711 166
Arc <sub>B1</sub> ( $C = 12$ ) ( $2 \times 2 \times 4$ )-( $2 \times 2$ )-( $2 \times 2 \times 4$ )-25	8858 (0.812)	2.083	-	76	18587 909	32886 99.5
Arc <sub>B1</sub> ( $C = 16$ ) ( $2 \times 2 \times 4$ )-( $2 \times 2$ )-( $2 \times 2 \times 4$ )-25	8858 (0.812)	2.083	-	87	17205 713	32760 71.5
Arc <sub>B3</sub> ( $C = 11$ ) ( $2 \times 2 \times 6$ )-( $2 \times 2$ )-( $2 \times 2 \times 4$ )-25	11362 (0.792)	2.273	-	79	28383 1305	47140 102.5
Arc <sub>B2</sub> ( $C = 10$ ) ( $3 \times 3 \times 6$ )-( $2 \times 2$ )-( $3 \times 3 \times 6$ )-25	15610 (0.855)	2.500	-0.134	84	40998 1825	69333 68
Arc <sub>B3</sub> ( $C = 16$ ) ( $2 \times 2 \times 6$ )-( $2 \times 2$ )-( $2 \times 2 \times 4$ )-25	11362 (0.825)	1.562	-0.014	93	26006 861	45065 71.5